重庆工商大学学报（自然科学版）

引用本文:	郭静.FPGA+SRIO+VPX架构的多路高速互连信息处理系统实现(J/M/D/N,J:杂志，M：书，D：论文，N：报纸).期刊名称,2020，37（4）：46-51
	CHEN X. Adap tive slidingmode contr ol for discrete2ti me multi2inputmulti2 out put systems[ J ]. Aut omatica, 2006, 42(6): 4272-435

【打印本页】【下载PDF全文】【查看/发表评论】【EndNote】【RefMan】【BibTex】

←前一篇|后一篇→

过刊浏览高级检索

本文已被：浏览 1059次下载 3231次	码上扫一扫！
分享到：微信更多字体:加大+\|默认\|缩小-
FPGA+SRIO+VPX架构的多路高速互连信息处理系统实现
郭静^1,2
1.重庆市检测控制集成系统工程实验室，重庆 400067;2.重庆工商大学人工智能学院，重庆 400067

摘要:

针对国防、军工等领域对数据带宽、传输速率、通道数量和数据运算处理速度等要求不断提高的现状，设计了高集成度的复合架构的多路高速互连信息处理系统；该系统利用多片FPGA的GHT高速接口用于接口连接与信息处理，采用SRIO交换技术用于板内外高速互连，通过VPX接口与系统组成数据传输网络，以实现数据传输和处理的高效结合；还进行了系统软件架构试，表明该系统在6U尺寸内实现了板间96路10 Gbps高速数据信号接收、56路10 Gbps高速数据信号发送、12路10 Gbps高速数据光信号发送，板内32路10 Gbps高速数据信号互连;系统10 Gbps多路数据传输通路能满足军工级苛刻环境应用要求，其多路10 Gbps数据传输能力在国内军工模块电路中处于国内领先、国际先进水平。

关键词: 多路高速互连 SRIO VPX FPGA

DOI：

分类号:

基金项目:

Implementation of Multi channel High speed Interconnect Information Processing System Based on FPGA+SRIO+VPX Architecture

GUO Jing^1,2

1.Chongqing Engineering Laboratory for Detection, Control and System,Chongqing 400067,China;2.School of Artificial Intelligence,Chongqing Technology and Business University, Chongqing 400067, China

Abstract:

Aiming at the current situation of the increasing of data bandwidth, transmission rate, number of channels and data processing speed in the fields of national defense and military industry, a multi channel high speed interconnect information processing system with highly integrated composite architecture is designed.The system utilizes multi chip FPGA GHT high speed interface for interface connection and information processing, SRIO switching technology for high speed interconnection inside and outside the board, and VPX interface and system to form a data transmission network to achieve efficient combination of data transmission and processing.The system software architecture is designed and developed.Tests show that the system realizes 96 channel 10 Gbps high speed data signal reception, 56-channel 10 Gbps high speed data signal transmission, 12-channel 10 Gbps high speed data optical signal transmission in the 6U size, and 32-channel 10 Gbps high speed data signal interconnection in the board.The system’s 10 Gbps multi channel data transmission paths can meet the requirements of military grade harsh environment applications, and its multi channel 10 Gbps data transmission capability is at the domestic leading and international advanced level in the domestic military module circuit.

Key words: multi channel high speed interconnect SRIO VPX FPGA